Cumulative balance testing of logic circuits
نویسندگان
چکیده
منابع مشابه
Cumulative balance testing of logic circuits
We present a new test response compression method called cumulative balance testing (CBT) that extends both balance testing and accumulator compression testing. CBT uses an accumulated balance signature, and it guarantees very high error coverage (over 99%) for various error models. We demonstrate that the single stuck-line (SSL) fault coverage of CBT for many of the ISCAS 85 combinational benc...
متن کاملBalance testing and balance-testable design of logic circuits
We propose a low-cost method for testing logic circuits, termed balance testing, which is particularly suited to built-in self testing. Conceptually related to ones counting and syndrome testing, it detects faults by checking the difference between the number of ones and the number of zeros in the test response sequence. A key advantage of balance testing is that the testability of various faul...
متن کاملTesting Superconductor Logic Integrated Circuits
—Superconductor logic has the potential of extremely low-power consumption and ultra-fast digital signal processing. Unfortunately, the obtained yield of the present processes is low and specific faults occur. This paper deals with fault-modelling, Design-for-Test structures, and ATPG for these integrated circuits. Index Terms— Fault modelling, Design-for-Test, Defect Monitor Structures, ATPG
متن کاملTesting complementary pass-transistor logic circuits
Abstruct Behavior of basic and complex logic gates using complementary pass-transistor logic (CPL) under various single-stuck faults are investigated. The result shows that all stuck-on faults in the basic CPL gates can be detected by current monitoring, but no logic monitoring is possible. Similarly all bridging faults between gate and source of basic CPL gates can be detected only by current ...
متن کاملTesting of Dynamic Logic Circuits Based on Charge Sharing
Dynamic logic is increasingly becoming a logic type of choice for designs requiring high speed and low area. Charge sharing is one of many problems that m a y cause failure in dynamic logic circuits due t o their low noise immunity . I n this paper, we address the charge sharing noise issue. Specifically, we develop an accurate but tractable model f o r analyzing charge sharing that avoids cost...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 1995
ISSN: 1063-8210,1557-9999
DOI: 10.1109/92.365455